Basic Block Basic Block Input Multiplexors I inputs Clock N outputs K input LUT FF Inputs
ثبت نشده
چکیده
منابع مشابه
Exploiting Basic Block Value Locality with Block Reuse
Value prediction at the instruction level has been introduced to allow more aggressive speculation and reuse than previous techniques. We investigate the input and output values of basic blocks and find that these values can be quite regular and predictable, suggesting that using compiler support to extend value prediction and reuse to a coarser granularity may have substantial performance bene...
متن کاملExtending Value Reuse to Basic Blocks with Compiler Support
Speculative execution and instruction reuse are two important strategies that have been investigated for improving processor performance. Value prediction at the instruction level has been introduced to allow even more aggressive speculation and reuse than previous techniques. This study suggests that using compiler support to extend value reuse to a coarser granularity than a single instructio...
متن کاملBuilt-in Self-Test for State Faults Induced by Crosstalk in Sequential Circuits
In this paper, we deal with the case that aggressor is a data line and victim is a clock line. And we assume that aggressor and victim corresponds to one-to-one. In addition, we handle the circuit that a clock buffer is inserted in the clock line of every FF. Hence, only one FF is affected by an additional clock as shown hatched FF in Fig. 1. In the proposed BIST circuit, switches are inserted ...
متن کاملProgrammable Logic Device with an 8-stage cascade of 64K-bit Asynchronous SRAMs
The first implementation of a new programmable logic device using LUT(Look-Up Table) cascade architecture is developed in 0.35um CMOS logic process. Eight 64Kb asynchronous SRAMs are simply connected to form an LUT cascade with a few additional circuits. Benchmark results show that it has a competitive performance to FPGAs. 1. Introduction RAMs and PLAs (Programmable Logic Array) are used for p...
متن کاملParity-Based Concurrent Error Detection of Substitution-Permutation Network Block Ciphers
Deliberate injection of faults into cryptographic devices is an effective cryptanalysis technique against symmetric and asymmetric encryption algorithms. In this paper we will describe parity code based concurrent error detection (CED) approach against such attacks in substitution-permutation network (SPN) symmetric block ciphers [22]. The basic idea compares a carefully modified parity of the ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2001